The effects of channel length and width on the degradation of negative bias temperature instability (NBTI) are studied. With the channel length decreasing, the NBTI degradation increases. As the channel edges have more damage and latent damage for the process reasons, the device can be divided into three parts: the gate and source overlap region, the middle channel region, and the gate and drain overlap region. When the NBTI stress is applied, the non-uniform distribution of the generated defects in the three parts will be generated due to the inhomogeneous degradation. With the decreasing channel length, the channel edge regions will take up a larger ratio to the middle channel region and the degradation of NBTI is enhanced. The channel width also plays an important role in the degradation of NBTI. There is an inflection point during the decreasing channel width. There are two particular factors: the lower vertical electric field effect for the thicker gate oxide thickness of the shallow trench isolation (STI) edge and the STI mechanical stress effecting on the NBTI degradation. The former reduces and the latter intensifies the degradation. Under the mutual compromise of the both factors, when the effect of the STI mechanical stress starts to prevail over the lower vertical electric field effect with the channel width decreasing, the inflection point comes into being.
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The effects of channel length and width on the degradation of negative bias temperature instability (NBTI) are studied. With the channel length decreasing, the NBTI degradation increases. As the channel edges have more damage and latent damage for the process reasons, the device can be divided into three parts: the gate and source overlap region, the middle channel region, and the gate and drain overlap region. When the NBTI stress is applied, the non-uniform distribution of the generated defects in the three parts will be generated due to the inhomogeneous degradation. With the decreasing channel length, the channel edge regions will take up a larger ratio to the middle channel region and the degradation of NBTI is enhanced. The channel width also plays an important role in the degradation of NBTI. There is an inflection point during the decreasing channel width. There are two particular factors: the lower vertical electric field effect for the thicker gate oxide thickness of the shallow trench isolation (STI) edge and the STI mechanical stress effecting on the NBTI degradation. The former reduces and the latter intensifies the degradation. Under the mutual compromise of the both factors, when the effect of the STI mechanical stress starts to prevail over the lower vertical electric field effect with the channel width decreasing, the inflection point comes into being. With the continuous scaling down of metal-oxidesemiconductor field-effect transistor (MOSFET) without the corresponding scaling of their supply voltages, especially when the scale gets into ultra deep region, negative bias temperature instability (NBTI) becomes more and more serious and has been one of the most important reliability problems for the state of the art CMOS technologies. [1−3] NBTI is a homogeneous effect depending on the voltage applied to the gate voltage stress. [4, 5] Therefore, NBTI degradation is related to vertical parameters only in theory, no correlation to the lateral frame parameters. However, there are still some papers reporting that the channel length and width can affect the sensitivity of the temperature instability, and there is no uniform idea for the effect of the two lateral frame parameters on NBTI. [6−9] Cellere et al. [6] discussed the NBTI dependence on channel length and width and thought that the devices with shorter and wider channel are the most sensitive to NBTI. Jin et al. [7] reported that the enhanced interface trap generation near the gate edge is primarily responsible for the channel length dependence of NBTI degradation and BF 2 lightly doped drain (LDD) can suppress the non-uniform distribution of interface traps along the channel. Steve et al. [8, 9] thought that the shallow trench isolation (STI) can make an important role in the degradation of NBTI and enhance the effect as a reduction in the gate width. However, with the scaling of the device, the need to have a comprehensive and microcosmic study on the effect of the channel length and width on NBTI is more and more urgent. In this Letter, we study the degradation of different lengths and width devices, and make an analysis on the mechanism.
PACS
The PMOSFETs used here are of surface channel. They were manufactured using a 90 nm process technology with lightly doped drain (LDD) structure and STI scheme. The gate oxides of all devices were annealed in N 2 O atmosphere after thermal growth. There are two series of devices used here, which have the same gate oxide thickness of 1.4 nm. One series have the same gate width 10 µm with different gate lengths from 0.09 µm to 1 µm and the other has the same gate length 0.1 µm with different gate widths. Agilent B1500A, a high precision semiconductor parameter analyzer was used to perform the tests. Gate voltage stress is supplied to be = gstress with = = sub = 0 at elevated temperatures. Stress was interrupted at regular intervals and the threshold voltage th is measured and used to present the degradation of NBTI as it is the most degraded parameter.
In the experiments, we make the devices with different channel lengths stressed under NBTI stress to study the effect of the channel length on the degradation. Figure 1 stressing time when gate bias stress gstress = −2.0 V is applied at = 120 ∘ C. With the variation of length from 1 µm to 0.09 µm, the degradation of th is increasing. All th shifts show good logarithmic relation to the stress time and exhibit similar degradation tendency. The threshold voltage shift as a function of channel length under NBT stress is plotted in Fig. 2 . From  Fig. 2 , we can see that the channel length affects the threshold voltage shift seriously. With the decreasing channel length, the degradation of NBTI increases, which shows an approximate logarithmic relation and implies an inhomogeneous effect during the NBTI stress. This effect can not be caused by the lateral electric field, which is always responsible for the nonuniform damage in the device [10−11] as there is no potential drop along the channel. Therefore, the results due to the inhomogeneous effect may be resulted from the non-uniform distribution of the defects. [6] Though gate voltage stress is applied only and supplies a uniform stress electric field along the channel, there is still non-uniform degradation effect. This result may be resulted from the inhomogeneous distribution of the damage among the gate and source/drain overlaps and the middle channel regions. The gate edge regions are most likely to be damaged during the fabrication process, such as the implantation and the etch processes. [12] The related species which can cause latent damage such as water, hydrogen and boron can diffuse from the gate edge into the gate oxide and result in more damage. [7,13−14] Therefore, there are more damage and latent damage in the gate edge regions, namely, the overlaps of the gate and source/drain regions than the middle channel regions. Figure 3 presents the schematic diagram showing the non-uniform distribution of damage in three parts of the PMOSFET: the gate and source overlap region , the middle channel region , and the gate and drain overlap region . As the same fabrication is used and the same bias is stressed, the both edge regions are independent of the channel length. We suppose the ratio = ( + )/ , in which the denotations have explained above. When the channel length decreases, becomes smaller and the ratio becomes larger. During NBTI stress, interface traps are generated and shift the threshold voltage and other parameters. The origin of the interface traps is the breaking of the weak bond of Si formed with H or B. As there are more related species which can lead latent damage in the channel edge regions, the both edge regions will result into larger degradation than that of the middle channel region. Therefore, with the channel length decreasing, the edge regions play a more important role as the ratio becomes larger, and then result in a more serious degradation under the same NBTI stress as observed in Fig. 2 . To support the claim above, we use the detection measurement to see the gate voltage differences when the drain current reaches a standard current value 037301-2 under different drain voltages. [15] The drain voltages −0.05 V, −0.25 V, −0.5 V, −0.6 V, −0.7 V, −0.9 V, −1.1 V, −1.3 V, −1.5 V are applied respectively and the gate voltages are swept to obtain the transfer characteristics. The standard drain current is 0.1 / µA. During the measurement of transfer characteristics under different drain voltages, the gate voltages when the drain current gets the standard drain current are extracted before and after the NBTI stress ( = 100 s, 300 s, 500 s). All defects along the whole channel can contribute to ∆ by reducing the carrier mobility and changing the threshold voltage in the linear region. [16] Therefore, the differences of the extracted gate voltages (∆ = − 0 , where is the extracted gate voltages after stress, and 0 is the initial one) with −0.05 V drain voltage are the reference to reflect the changes of defects along the whole channel. With the measurement drain bias increasing, the drain space charge region will extend toward the source direction and make the pinch off point move toward the source direction also.
[16] Therefore, some defects at the drain are screened by the space charge region and cannot effect on the drain current, and then cannot effect on the extracted gate voltage. In other words, the differences of the extracted gate voltages with higher drain voltages reflect the changes of defects excluding the drain space charge region regions. The higher the drain measurement voltage, the larger the drain space charge region and the smaller region of the defects the differences of the extracted gate voltages can reflect. Figure 4 (a) shows the ratio (of the difference of the extracted gate voltages with higher drain voltages to that with −0.05V drain voltage) as a function of measurement drain bias. With the increasing drain bias, the ratio becomes smaller as a larger region is screened by the drain space charge region. However, the ratio decreases fast at first and then slower when drain bias is further increased. The larger decreasing slope at first indicates that the damage generated during the NBTI stress in the gate and drain overlap region is larger than that of middle channel which supports the claim above. The smaller decreasing slope later shows there are still considerable defects generated in the middle channel which can not be ignored. In addition, the ratio is not dependable on the stress time, which shows the generation rate ratio of the damage in the gate and drain overlap region and the middle region is almost the same. Figure 4(b) shows the ratio of forward and reverse (making the source as drain) measurement as a function of the measurement drain bias. The similar values and trend indicate the symmetry of the drain and the source, and the damages generated during the NBTI stress are all larger than that of the middle channel. If we suppose the parts with larger decreasing slope as the damages generated in the gate and drain/source, the channel edge effect can make 70% in the degradation which can be observed in Fig. 4 .
The devices with different channel widths are stressed under NBTI stress to study the effect of the channel width on the NBTI degradation. The gate bias stress gstress = −1.8 V is applied to the devices at = 90 ∘ C. From the experimental results, we find that with the width varying from 100 µm to 0.4 µm, the degradation of th appears an extremum point and th shifts of all devices show power law to the stress time and exhibit similar degradation tendency. The threshold voltage shift as a function of channel width under NBT stress is plotted in Fig. 5 . As shown in Fig. 5 , the effect of channel width on the NBTI degradation is not like the results of the other papers. [6] With the decreasing channel width, the degradation of NBTI becomes smaller. While the channel width decreases further, the degradation becomes larger and there is a minimum value point during the process of decreasing channel width. In addition, the narrower width enhances the degradation more than the wider devices.
It has been reported that the gate oxide thickness at the edge of the shallow trench isolation is always thicker than that of far from the STI as shown in Fig. 6 . [8] Though this thicker gate oxide affects the device degradation less, however it will be much more important for the ultra thin oxide devices. A thicker oxide thickness will generate a lower vertical electric 037301-3 field and then a smaller NBTI degradation is resulted in at the edge of the STI as the NBTI is determined by the vertical electric field. Therefore, with the decreasing channel width, the NBTI degradation becomes smaller as the lower vertical electric field of the STI edge affects more in narrower devices. However, when the channel width decreases further, the degradation of NBTI turns to be enhanced. In other words, there is a minimum value point when the channel width varies from ultra narrow to ultra wide as shown in Fig. 5 . This cannot be explained by the only lower vertical electric field effect of the STI edge. There should be another mechanism which induces the larger NBTI degradation. As reported that the enhance effect may be attributed to the STI mechanical stress. [9] The STI mechanical stress can contribute to the generation of interface traps at the edge of STI and this will play a more important role in ultra thin devices. Taking the two factors into account, it is reasonable that there is an inflection point as the two factors are mutual compromise. When the channel width is long enough, the lower vertical electric field effect and the STI mechanical stress both affect the degradation less and there is no clear change in the degradation. When the channel width decreases, the lower vertical electric field effect starts to work for a larger working area than the STI mechanical stress. Then the degradation of NBTI declines with the channel width decreasing until the effect of the STI mechanical stress becomes serious and prevails the lower vertical electric field effect where the inflection point comes into being. When the channel width decreases further, the degradation of NBTI is enhanced largely which is more serious than that of wide channel device as the STI mechanical stress can lead to more interface traps generation as shown in Fig. 7 . Figure 7 shows the sub-threshold slop of devices with different widths as a function of stress time. The device with 0.4 µm has a more degradation of the subthreshold slop than that of the other devices which shows the interface traps play a more important role in the ultra narrow devices and improves the claim above.
In summary, we have made a point on the effects of channel length and width on the degradation of NBTI. With the channel length decreasing, the degradation of NBTI increases. The two regions of the channel edge have more damage and latent damage for the process reasons. Then, when the NBTI stress is applied, there will be inhomogeneous degradation generated which leads to the non-uniform distribution of the generated defects in the three parts. The shorter the channel length, the larger the ratio , the more important role the channel edge regions can play, and the larger the degradation of NBTI. When the channel width comes into consideration, there is an inflection point comes into being during the decreasing channel width. As there are two factors in particular: the lower vertical electric field effect for the thicker gate oxide thickness of the STI edge, and the STI mechanical stress. The former reduces and the latter intensifies the degradation. Under the mutual compromise of the both factors, when the effect of the STI mechanical stress on the device starts to prevail over the lower vertical electric field effect with the channel width decreasing, the inflection point is generated.
